

**DESIGN AND ANALYSIS OF CLASS-E POWER AMPLIFIER: A 4GHz
BAND FOR MOBILE APPLICATION**

BY

NASIRU ABUBAKAR

SPS/15/MPY/00054

(B.Sc Physics)

**A DISSERTATION SUBMITTED TO THE DEPARTMENT OF PHYSICS,
FACULTY OF PHYSICAL SCIENCES, BAYERO UNIVERSITY KANO IN
PARTIAL FULFILLMENT OF THE REQUIREMENT FOR THE AWARD OF
MASTER OF SCIENCE (M.Sc) DEGREE IN ELECTRONICS**

JULY, 2018

DECLARATION

I hereby declare that this work is the product of my research efforts undertaken under the supervision of Dr. Auwalu Musa and has not been presented anywhere for the award of Master of Science (M.Sc) in Electronics. All the sources have been duly acknowledged.

.....

Sign/Date
Nasiru Abubakar
(SPS/15/MPY/00054)

CERTIFICATION

This is to certify that the research work for this dissertation and subsequent write-up by “Nasiru Abubakar (SPS/15/MPY/00054)” were carried out under my supervision.

.....

Sign/Date
Dr. Auwalu Musa
(Supervisor)

.....

Sign/Date
Prof.G.S.M Galadanci
(Head of Department)

APPROVAL PAGE

This Dissertation has been examined and approved for the award of degree of master of science in Electronics under the department of Physics. Bayero university kano.

.....

Sign/Date
Dr. Auwalu Musa
(Supervisor)

.....

Sign/Date
Dr. A.S Gidado
Internal Examiner

.....

Sign/Date
Prof.G.S.M Galadanci
(Head of Department)

.....

Sign/Date
Prof S.Y Mudi
Representative
(Board of School of Postgraduate Studies)

.....

Sign/Date
Dr. Yusuf A. Ahmad
External Examine

ACKNOWLEDGEMENTS

I would like to express my profound gratitude to my supervisor, Dr. Auwalu Musa who brought my interest and attention to this research and who has taken all the time of reading through the manuscripts of this work. Words cannot express my appreciation and gratitude to him, but I pray that God should reward him abundantly. I also appreciate the contribution of my internal examiner Dr. A.S. Gidado toward the success of this work.

My appreciation goes to Prof. A.O. Musa, Dr. M.H Ali, Dr. T.H. Darma, Prof. G.S.M. Galadanci, Prof. B.I. Tijjani, M.B. Alhassan and other lecturers in the Department of Physics, Bayero University Kano who have contributed in one way or the other to the success of this research. May Allah bless you all.

DEDICATION

I dedicate this dissertation to my mother Khadija Abubakar, my wife Maryam Nasiru, and my father Prof. B.G. Danshehu with my brother Abubakar Abubakar Gwadangaji.

TABLE OF CONTENTS

TITLE PAGE	i
DECLARATION	ii
CERTIFICATION	iii
APPROVAL PPAGE.....	iv
ACKNOWLEDGEMENT	v
DEDICATION	vi
TABLE OF CONTENTS.....	vii
LIST OF FIGURES	ix
LIST OF TABLES.....	x
LIST OF ACRONOMY.....	xi
ABSTRACT.....	xii
CHAPTER ONE INTRODUCTION	1
1.1 General Introduction	1
1.2 Motivation.....	2
1.3 Statement of the Problem.....	3
1.4 Aim and Objectives.....	3
1.4.1 Aim	3
1.4.2 Objectives	3
1.5Scope and Limitation.....	3
1.5.1 Scope.....	3
1.5.2 Limitation.....	4
CHAPTER TWO LITERATURE REVIEW	5
2.1 Historical Background	5
2.2 Literature Review.....	6
2.3 Theoretical Background.....	21
2.4 Classification of Power Amplifiers:.....	27
2.4.1 Class A	27
2.4.2 Class B	27
2.4.3 Class AB	28
2.4.4 Class C	28
2.5 Class-E Circuit Composition and Function	29
2.5.1 Input Matching.....	29
2.5.2 Gate Bias.....	29

2.5.3 Switch	30
2.5.4 DC Supply.....	30
2.5.5 RF Chocks.....	30
2.5.6 Load Network	31
2.5.7 Drain Shunt Capacitance.....	31
2.5.8 Output Matching	31
CHAPTER THREE MATERIAL AND METHOD	32
3.1 Introduction.....	32
3.2 Material	32
3.3 Design of Class-E Power Amplifier	34
3.4 Physical Principles For Achieving High Efficiency	34
3.5 Design Equations	35
CHAPTER FOUR RESULTS AND DISCUSSION	39
4.1 Introduction.....	39
4.2 Results.....	39
4.3 Discussion	42
CHAPTER FIVE SUMMARY, CONCLUSION AND RECOMMENDATION	44
5.1 Summary	44
5.2 Conclusion	44
5.3 Recommendation	44
5.4 Contribution to Knowledge.....	45
References.....	46

LIST OF FIGURES

Figure 2.2 Schematic of low-order Class-E amplifier	7
Figure 2.3 Ideal Class E Power Amplifier topology	8
Figure 2.4 (a) Single-ended Class-E Power Amplifier and	9
Figure 2.4 (b) Idealized model of single-ended Class-E Power Amplifier	9
Figure 2.5: (a) The classical differential amplifier (common emitter)	12
Figure 2.6: Basic circuit of class E power amplifier	13
Figure 2.7 Ideal Class E amplifier configuration	14
Figure 2.8 Class-E amplifier topology	15
Figure 2.9 Typical Class-E Power Amplifier Circuit	16
Figure 2.10 Basic circuit of class E power amplifier	17
Figure 2.11 The proposed class-E power amplifier.	18
Figure 2.12 Simplified circuit of a class-E power amplifier	19
Figure 2.13 Class-E power amplifier schematic.	20
Figure 2.14 Basic configuration of class-E PA	21
Figure 1.1: Waveforms for Ideal PAs : (a) Class A, (b) Class B, (c) Class AB and (d) Class C (Rabb, F. <i>et al</i> , 2003).	28
Figure 3.1 Multisim (Maundy et al, 2017)	33
Figure 3.1 schematic diagram of proposed class-E PA	34
Figure 3.2 Current and voltage waveform for maximum efficiency Sokal (1975)	35
Figure 3.3 Block Diagram of the proposed Class-E Power amplifier	37
Figure 4.1: IV Characteristic comparison	39
Figure: 4.2 Input and Output currents of the circuit.	41

LIST OF TABLES

Table 4.1: Class-E Power Amplifier Comparison	40
Table 4.2: Class-E Power Amplifier with variation of R_1 , R_2 , L_1 , L_2 , and C_1 , C_2 .	41
Table 4.3: Comparison of designed system with referred papers	42

LIST OF ACRONYMS

ADS: Advanced Design System

AMPS: Advance Mobile Phone System

VHF: Very High Frequency

WLAN: Wireless local area network

IC: Integrated Circuit

RF: Radio Frequency

PA: Power Amplifier

CMOS: Complementary metal–oxide–semiconductor

GaAs: Gallium Arsenide

SiGe: Silicon-Germanium

SC: Short Channel

PAE: Power-Added-Efficiency

NMOSFET: n-channel metal–oxide–semiconductor Field Effect Transistor

SOC: System on Chip

ZVS:Zero Voltage Switching

ZVDS:Zero Voltage Derivative Switching

RF: Radio Frequency

ABSTRACT

The power amplifier(PA) is the most important component used for overall Radio frequency (RF) transmitter efficiency, because it consumes the largest portion of DC power in the transmitter. Highly efficient PAs are necessary to improve overall efficiency. A class-E power amplifier is nonlinear amplifier, in the sense that variations in input signal amplitude will not be reproduced at the output in any acceptable form. In this research efficient class-E power amplifier without excessive reactance at frequency was designed by using 180nm technology. The value of the efficiency obtained for the designed amplifier are 100%, for calculation 98.42% for simulation and 90.34% for experimental powered with 1.8V DC. The amplifier was operated at band frequency of 4GHz and 50% duty cycle for a stable sinusoidal signal. The band frequency and duty cycle was so selected to optimize efficiency. At end of the research a design of 37.4mW Class-E power amplifier was achieved, and tested in the laboratory. An IRF540 NMOSFET was used in the design of the amplifier. Performance parameters relationships with Class-E power amplifier were observed and analysed in respect to the load and duty cycle. In wireless communication devices application, our design Class-E power amplifier shows a better performance and high efficiency at low power consumption by reducing the input DC power level (0.038W). Theoretical calculations, simulation and experimental results for optimum operation using selected component values were compared with other work, for industrial applications. Therefore the comparison is only based on 180nm technology which shows a better performance and high efficiency on our design.

CHAPTER ONE

INTRODUCTION

1.1 GENERAL INTRODUCTION

A power amplifier is an amplifier, which is capable of providing a large amount of power to the load such as loudspeaker, or motor. It is essential in almost all electronic systems where a large amount of power is supplied to the load. The PA is more commonly known as audio amplifier (Shankar *et al.*, 2016). It will be interesting to know that a power amplifier does not actually amplify the power. Rather it takes power from the DC power supply connected to the output circuit and convert it into useful AC signal power (Yusop *et al.*, 2016). The power is fed to the load.

Mobile equipment demands highly efficient Radio frequency (RF) transmitters to conserve battery life. Thus, highly efficient PAs are necessary to improve overall efficiency. A class-E PA is suitable for a high-efficiency transmitter due to its high performance and simplicity. This type of amplifier with a shunt capacitor was first introduced by Sokal in 1975 and was examined by Raab 1977 in an analysis of idealized operation. The expensive development of wireless communication systems during the last decade has particularly put the design of RF PA in focus. Efficiency and linearity are opposing requirements in the power amplifiers design and much research is focused on how to improve the efficiency of power amplifiers circuits while still satisfying the linearity requirements of a given system (Su *et al.*, 1998 and Lee *et al.*, 2004).

The need for linear power amplifiers arises in many radio frequency applications. At present, most linear PAs designed for portable devices, employ a class A output stage

and exhibit efficiencies around 30% to 40% (Razafi *et al.*, 1998). In this range of frequency in portable device Class- E amplifier has shown to exhibit efficiency as high as 96% (Sokal, 1975). To achieve a higher efficiency, it is possible to begin with a nonlinear power amplifier and apply linearization techniques to the circuit. The type of AC power developed at the output of a DC power amplifier is controlled by the input signal. Thus it is said that power amplifier is a DC to AC power converter whose action is controlled by the input signal. The power amplifiers are also known as large signal amplifiers (Saad *et al.*, 2009).

To reduce power consumption and improve efficiency (Supriya and Ananda, 2015). Class-E amplifiers have been shown to be usable at higher frequencies and useful for wireless communications. And also they have been shown to have much better performance and efficiency than other classes of power amplifiers at lower supply voltages (Sowlati, 1996)

1.2 MOTIVATION

- To design and obtain an amplifier that will provide high efficiency at high frequency. Also to be less sensitive to the transition time of the switch.
- To get amplifiers that can be designed with a small size, light weight and relatively tolerance to circuit variation.
- It was shown that Class E amplifier is the most efficient inverter so far, because of its ability to achieve zero voltage switching.
- This informs the selection of Class E amplifier over other Classes of operation. As the project aims in achieving the high efficiency of PA the option of Class E is the better choice for the work to be carried out.

1.3 STATEMENT OF THE PROBLEM

Most of high loss of power is usually verified in the active device that function as a switch, and other problems are: Power dissipation in the active device, Variation in supply voltage and Inductance constraint using Narrow band Class-E power amplifier design. To obtain high efficiency the current and voltage waveform are displaced with respect to time.

1.4 AIM AND OBJECTIVES

1.4.1 AIM

The main aim of this research is to design and verify different performance parameters of Class E power amplifier.

1.4.2 OBJECTIVES

The objectives of the research work are as follows:

- i.** To design and simulate an efficient power amplifier to be used in range of 4GHz Band for wireless Communication.
- ii.** To calculate the performance parameters relationship of Class-E power amplifier. Some of the parameters to be investigated are; maximum power output, efficiency e.t.c.
- iii.** To compare the calculated values with experimental and available results.
- iv.** To improve the efficiency in the design specifically at 4GHz band.

1.5 SCOPE AND LIMITATION

1.5.1 SCOPE

The work is restricted to a 4GHz band only using a Class-E PA. Other Classes of PA were only analysed for comparative study.

1.5.2 LIMITATION

The research is limited to a Narrowband amplifier design of Class E power amplifier with the objective of achieving high efficiency at low power consumption by reducing the input DC power level using 180nm technology.

CHAPTER TWO

LITERATURE REVIEW

2.1 HISTORICAL BACKGROUND

A Class-E amplifier for RF communication was first presented to the scientific community by Sokal in 1975. Prior to that, the applications of class-E amplifiers were limited to the very high frequency (VHF) band. At this range of frequency, class-E amplifier has shown to exhibit efficiencies as high as 96% (Sokal, 1975). Few years later, it was observed that Class E amplifiers can also be used at higher frequencies (Sowlati *et al.*, 1996). Several papers have reported class-E amplifiers operation at a frequency above the VHF band (Mader *et al.*, 1998). As mentioned earlier, a class-E is nonlinear amplifier, in the sense that variations in input signal amplitude will not be reproduced at the output in any acceptable form. Moreover, class-E amplifier configurations prove to have higher efficiency with simpler circuits than conventional reduced conduction angle classes. The assumptions of the circuit are quite similar to the one that is presented in (Sokal, 1975).

2.2 LITERATURE REVIEW

The switching behaviour of Class-E PA was observed in the work of Zhisheng *et al.*, (2012). The losses in Class-E amplifier with DC feed inductance were analysed. By the combination of a dynamic supply voltage and a dynamic cascode bias voltage, high drain efficiency is achieved over a wide power control range, covering from 2.2 up to 20dBm. Fast envelope switching is obtained by adding a single switch to the common-gate nodes of both the Class-E stage and the second driver stage. The design of the work was done at 2.45GHz differential cascode ClassE PA in

0.18 μ m CMOS with onchip DC-feed inductor. At 20dBm, a power-added efficiency as high as 43.6% was measured.

However, Frederickh and Raab, (1977) presented another idea of the class E tune power amplifier which consists of a load network and a single transistor that is operated as a switch at the carrier frequency of the output signal. The simplest type of load network consists of a capacitor shunting the transistor and a series tuned output circuit with residual reactance. Circuit operation is determined by the transistor when it is on, and by the transient response of the load network when the transistor is off. The basic equations governing amplifier operation are derived using Fourier series techniques and a high-Q assumption.

Also, Sokal, (1975) introduced the idea of new class of high efficiency tuned single ended switching Power Amplifiers. The amplifiers is described based on a load network synthesize to the transient response. The circuit maximizes power efficiency even if the active device switching times are substantial fractions of the AC cycle. The Class E amplifier type is illustrated in Figure 2.2




Figure 2.2 Schematic of low-order Class-E amplifier

Kenle *et al.*, (2011) presented clear idea of the Broadband Class-E amplifier designs. They proposed a new design methodology for the designing and implementing of efficiency broadband ClassE PA using high order low pass filter prototype. GaN transistor has been characterized and modelled to perform the operation under broad band Class-E amplifier. The circuit is accompanied with matching network (see Figure 2.2). A sixth order low pass filter matching network was designed and implemented to suit output matching, which provides optimized fundamental and harmonic impedances within an octave bandwidth. Power amplifier is realized from 1.2 to 2GHz with an efficiency between 80%-89%, which is said to be the highest reported today for such a bandwidth. An overall PA bandwidth of 0.9- 2.2GHz is measured with 10-20W output power, 10-13dB gain and 63%-89% efficiency through out the band.




Figure 2.3 Ideal Class E Power Amplifier topology

Chun *et al.*, (2012) have illustrated the idea of obtaining high efficiency in power amplifier (PA) with clear analytical equation. They have achieved 2.4GHz PA for

short distance communication by implementing of 0.13 μ m CMOS technology. Were in the new design methodology class E amplifier is presented with a π - matching output network. The inductance constraint is removed by DC Feed Inductance instead of RF feed. The measured output power varies from 3.2 to 5.7 dBm while achieving maximum overall efficiency of about 55% including the auxiliary pre driver stage. The input given to the driver is the CMOS inverter. The circuit is optimized for delivering low output level with high efficiency and allow for fully integrated circuits. Moreover, Cheng *et al.*, (2013) developed another idea of wafer level bonding of PA aimed at producing a complementary metaloxide semiconductor (CMOS) power amplifier (PA) using a wafer-level bond wire spiral inductor with high-quality factor (Q). The inductor with 2.75 nH inductance achieves a Q of 18, which is three times as much as that of a conventional CMOS standard spiral inductor at 2.4 GHz. The Q of the inductor is over 15 from 2 to 14 GHz. The output power and power-added efficiency of the PA with the inductor was improved by 1.5 dBm and 7% compared to those of the fully integrated CMOS PA.

Acar, (2007) presented the analytical design equations on Class-E power amplifier by taking into account both finite drain inductance and switch on resistance. Based on the analytical solution a coherent non-iterative procedure for choosing the circuit parameters was presented for Class-E PA's with arbitrary duty-cycle and finite dc-feed inductance (e.g. continuously ranging from Class-E with small finite drain inductance to Class-E with RF choke). The obtained analysis results link all known Class-E PA design equations as well as presenting new design equations. The result of the analysis gives more degrees of freedom to designers in their design and optimization by further expanding the design space of Class-E PA. With used a finite

DC feed inductance instead of RFchoke which can increase η Class E power amplifier by $\approx 30\%$.




Figure 2.4 (a) Single-ended Class-E Power Amplifier with Finite DC-Feed Inductance
(b) Idealized model of single-ended Class-E Power Amplifier with Finite DC-Feed Inductance

Munir *et al.*, (2008) utilized the idea of matching network in low power application. They have achieved a fully integrated 2.4GHz class-E power amplifier (PA) with a class-F driver stage. The circuit was fabricated in a standard 0.18 μm CMOS technology. The results showed a maximum drain efficiency of 38 % and a maximum gain of 17dB, when operating at a 1.2V supply, and the PA delivers an output power of 9mW with a power-added efficiency (PAE) of 33%. The supply voltage can go down to 0.6V with an output power of 2 mW and a PAE of 25%. Also the circuit has a second output for testing the effects of an on-chip filter in the low-power designs. It gives the idea of implementing the power amplifier in biomedical application where a low power consumption is taken into account.

Rayet *et al.* (2008) have illustrated the choice of selection of transistor for the broadband design, they utilized the idea of GaNHEMT (Gallium Nitride High Electron Mobility Transistor) characteristics, to compare with other type of transistors. The Analysis of

the transistor such as large signal analysis and small signal analysis were derived and their circuit was simulated using Advanced Design Software (ADS). The transistor modeled was checked using DC Analysis and Load line Analysis.

George *et al.*, (2011) provided technique for the design of broadband microwave transistor power amplifiers that utilized the powerful method of network synthesis to achieve optimum large-signal performance. Only two large-signal transistor measurements per frequency is required to achieve a good analytic model of the transistors variation of added power with load impedance. Also a mapping function is presented which translates the added-power characteristic into an equivalent linear circuit reflection coefficient characteristic.

Ichiro *et al.*, (2002) have presented Fully Integrated CMOS Power Amplifier Designed Using the Distributed Active-Transformer Architecture. The power amplifier implemented in a low-voltage CMOS process was used to achieve 1.9W output power with 41% efficiency (31% single-ended) PAE at 2.4 GHz. It is used as a 450mW 2.4GHz amplifier with 27% PAE using a 1V supply. The circuit includes input and output matching to 50Ω , which required no external components. The output matching had been fabricated using $0.35\mu\text{m}$ CMOS transistors, and it achieved a power added efficiency (PAE) of 41% at this power level.

Babak *et al.*, (2007) achieved a fully integrated 90nm CMOS PA capable of delivering 6.7 dBm of linear power in the 60 GHz band with power amplifier (PA) measured efficiency of 20%, it was appropriate as a pre-driver or for short range mm-wave transmitter applications. This amplifier can be used as a pre-driver or as the main PA for short range wireless communication. The output power had been boosted with on-chip or spatial power combining.

Furthermore, Jee *et al.*, (2010) presented a 2.4 GHz with fully integrated CMOS power amplifier using capacitive cross coupling, fabricated in 0.18 μm CMOS with 3.3V supply voltage. PAE max and PAE at 1dB compression point were 34.3% and 26.8%.

Hajir *et al.*, (2012) have design a fully integrated linearPA using 0.25 μm SiGe:C BiCMOS technology at 2 GHz with a supply voltage of 2.5 V. The experimental results show a gain of 13 dB and a maximum output power of 23 dBm with a PAE of 38%.

Namsik *et al.*, (2012) designed an amplifier that operates in saturation mode and regulates its biascurrent. The op-amp has power of 450mW with 1.5Vvoltage, and slew rate of 10volts/us using 0.5 μm technology. When the signal is applied the current in the amplifier increases so that these amplifiers generated very high driving current. The op-amp has low power as well as low voltage.

Shridhar *et al.*, (2013) used 0.13 μm bandwidth to achieve output power of 20.028 dBm with highefficiency of 44.669% at 1dB compression point using CMOS device for the power amplifier. A cascode topology was used in the driver stage and basic topology for power stage.

Wei *et al.*, (2004) utilized a 1 W, Class-E power amplifier That implemented on 0.35 μm CMOS technology. 2V at power supply and frequency of 1.98GHz, The power amplifier was achieved at 48% efficiency.

Maundy *et al.*, (2017) introduced the common-base (or -gate) differential amplifier is revisited and presented. A variant of the same amplifier is also presented and both are analyzed using standard two-port network analysis. Their high frequency behavior, differences in biasing details and noise analysis are also compared and contrasted. New differential input-output filters are derived for the common-base (or -gate)

differential amplifier as well as a new low impedance Norton amplifier. Simulations using Spectre in a 90nm UMC CMOS process of several of the filters aswell as experiments conducted using discrete transistors confirm the theoretical results.




Figure 2.5: (a) The classical differential amplifier (common emitter) using BJTs, (b) an alternative common emitter differential amplifier current biased using BJTs, (c) The proposed commonbase differential amplifier current biased using BJTs and (d) the proposed common-base differential amplifier voltage source biased also using BJTs.

Rahman *et al.*, (2016) presented Class E circuit design for 1MHz application is built by MATLAB Simulink is explained in details and the parameters are determined using related formulas. The circuit is design for 10W application. The efficiency of the simulation for this paper is 81.9%. The user-friendly interface of MATLAB Simulink has advantages in terms of ease of usage and the implementation of the circuit. Which is shown below:




Figure 2.6: Basic circuit of class E power amplifier

Qijin *et al.*, (2016) provided a novel design of high-efficiency broadband power amplifier (BPA) with the low-pass bias network to enhance the efficiency and output power is presented in this paper. Compared with other bias networks, the proposed low-pass bias network shows a smaller baseband impedance, which can reduce the electrical memory effect. While it provides a large radio frequency (RF) impedance, which can prevent the leakage of the output power from bias network. A BPA with the proposed bias network is designed using commercial GaN device Cree40025F. The designed BPA shows a fractional bandwidth of 40%, from 1.8 GHz to 2.7 GHz. The measured results exhibit 73.9 % drain efficiency (DE) value with output power of 43.5 dBm at 2.7 GHz, which appears an enhancement of 9.5% and 2.5 dBm comparing with that adopts LC bias network.

David *et al.*, (1995) have achieved a fully integrated Class E power amplifier module operating at 835 MHz is designed, fabricated, and tested. The circuit is implemented in a self-aligned-gate, depletion mode 0.8- μ m GaAs MESFET process. The amplifier delivers 24 dBm of power to the 50- Ω load. With a power added efficiency greater than 50% at a supply voltage of 2.5 V. The power dissipated in the integrated matching networks is 1.5 times the power dissipated in the transistors.




Figure 2.7 Ideal Class E amplifier configuration

Scott *et al.*, (2003). A new family of switching amplifiers, each member having some of the features of both class E and inverse F, is introduced. These class-E/F amplifiers have class-E features such as incorporation of the transistor parasitic capacitance into the circuit, exact truly switching time-domain solutions, and allowance for zero-voltage-switching operation. Additionally, some number of harmonics may be tuned in the fashion of inverse class F in order to achieve more desirable voltage and current waveforms for improved performance. Operational waveforms for several implementations are presented, and efficiency estimates are compared to class-E.




Figure 2.8 Class-E amplifier topology.

Priyanka *et al.*, (2014) utilized VLSI design is one of the paradigms to have low noise, high power and small chip area. The design of CMOS power amplifier is an effort in this domain which is applicable for wireless communication system. The proposed design employ switching mode of two stage power amplifier to exploit its soft switching property to achieve high output power and high efficiency. The two stage power amplifier for various communication applications in 65nm CMOS technology is proposed to be designed. The functionality of proposed design of two stage power amplifier will be verified for parameters like high output power and high efficiency. The main emphasis is on achieving high gain with low return losses.

Huzaimah *et al.*, (2016) presents the simulation and experimental of Class-E power amplifier which consists of a load network and a single transistor. The transistor is operated as a switch at the carrier frequency of the output signal. In general, Class-E power amplifier is often used in designing a high frequency ac power source because of its ability to satisfy the zero voltage switching (ZVS) conditions efficiently even when working at high frequencies with significant reduction in switching losses. In

this paper, a 10W Class-E power amplifier is designed, constructed, and tested in the laboratory. SK40C microcontroller board with PIC16F877A is used to generate a pulse width modulation (PWM) switching signal to drive the IRF510 MOSFET. To be specific, in this paper, the effect on switching and performance at 1MHz frequency are studied in order to understand the Class-E power amplifier behavior. Performance parameters relationships were observed and analysed in respect to the load and duty cycle. The proposed Class-E power amplifier efficiency is 98.44% powered with 12V dc, operated at frequency 1MHz and 50% duty cycle to produce a stable sinusoidal signal. Theoretical calculations, simulation and experimental results for optimum operation using selected component values are then compared and presented. The circuit is shown below:




Figure 2.9 Typical Class-E Power Amplifier Circuit

Nadir *et al.*, (2011) they have investigated how the efficiency of the power amplifier (which is beneficial for multiple applications in the communication sector) can be improved by increasing the efficiency of switching mode class E power amplifiers for frequencies of 900 MHz and 1800 MHz. The paper tackles modeling, design improvements and verification through simulation for higher efficiencies. This is the

continuation of previous work by the authors. These nonlinear power amplifiers can only amplify constant-envelope RF signals without introducing significant distortion. Mobile systems such as Advanced Mobile Phone System (AMPS) and Global System for Mobile communications (GSM) use modulation schemes which generate constant amplitude RF outputs in order to use efficient but nonlinear power amplifiers. Improvements in designs are suggested and higher efficiencies are achieved, to the tune of 67.1% (for 900 MHz) and 67.0% (1800 MHz). See the circuit below:




Figure 2.10 Basic circuit of class E power amplifier

Reza *et al.*, (2010) presents the design of a novel RF power amplifier (PA) suitable for modern wireless communication systems. The PA employs switching mode class-E topology to exploit its soft-switching property to achieve high efficiency. The use of another class-E stage as a driver of power stage improves efficiency and increases the capability of circuit integration. A new output power control technique is utilized in order to control the output power of the proposed PA efficiently by using the array of switches and capacitors with different sizes. The proposed PA is simulated by Advanced Design System (ADS) in TSMC 0.18 μm CMOS process and simulation

results show that the designed PA can deliver 21.09 dBm output power to 50 Ω standard load at 2.4 GHz with 57% Power-Added-Efficiency (PAE) from 1.8 V supply voltage and the output power can be controlled in 1 dBm steps with small drop in efficiency.




Figure 2.11 The proposed class-E power amplifier.

Ping *et al.*, (2007) presented an improved layout and thermal management of eight unit-cells SiGe power HBT with emitter area of $8 \times 0.6 \times 10 \text{ } \mu\text{m}^2$ were designed for high power density and efficiency performance. The on-wafer power characteristics were measured using an ATN loadpull system under class-AB operation at 2.4 GHz. The power HBT achieved a 1-dB compression power ($P_{1 \text{ dB}}$) of 27.3 dBm and a saturation output power (P_{sat}) of 30 dBm which corresponded to a power density of 2.6 mW/ μm^2 for the emitter area. A high peak power added efficiency (PAE_{max}) of up to 75% was obtained, with a power gain of 11.4 dB at a $P_{3 \text{ dB}}$ of 29.0 dBm. In addition, the real part of the source impedance (R_{in}) was measured to be as high as 28 Ω . The impedance transfer ratio, $R_{\text{in}}/R_{\text{System}}$ is only 0.56 which relaxes the need for a high quality passive component (inductor) for on-chip input matching. This advantage makes it easier for the HBT to be integrated with other silicon-based transceiver in an RF System-on-Chip (SoC) design.

Ville *et al.*, (2005) provide An integrated two-stage class-E poweramplifier operating at the 2.4 GHz frequency range isdescribed. The implemented power amplifier is capable ofproviding 21.3dBm output power with power addedefficiency of 40 % and gain of 143 d3 at 2.4 GHz. The drainefficiency of the class-E power stage is 55 % at 21.3 dBm power, The power amprifier uses 3.3 V supply voltage andwas fabricated with 0.18pm CMOS technology. The linear gain is 23.8dB and the chip area 0.43mm.




Figure 2.12 Simplified circuit of a class-E power amplifier

Supriya and Ananda (2015) Designed for efficient power amplifier to get output power of 15dbm (32mw) and efficiency of about 70% from input sine wave of amplitude 10mv, at frequency of 2.4 GHz. But obtained result of output power is 14.96dbm(31.39mw) and efficiency is about 66.11% and possible applications of the paper in short distance communication like Wi-Fi, Bluetooth.

Mousa *et al.*, (2013) presented a 1.8 GHz class-E controlled power amplifier (PA). The proposed power amplifier is designed with two-stage architecture. The main advantage of the proposed technique for output control power is a high 37 dB output power dynamic range with good average power adding efficiency. The measurement

results show that the PA achieves a high power gain of 23 dBm and power added efficiency (PAE) by 38%. The circuit was post layout simulated in a standard 0.18 μ m CMOS technology.




Figure 2.13 Class-E power amplifier schematic.

Lu *et al.*, (2010) presented a new procedure to design of highefficiency class E power amplifiers (*PA*s) using nonlinear transistors. The active device (MESFET-ATF34143) has been investigated and load harmonic networks have also been designed to match the requirement. By using the new procedure, the power added efficiency (*PAE*) of *PA*s could be increased to over 70%. The effect of the stabilized resistors(*Rs*) has also been investigated. Amplifiers in this paper have been designed using PCB FR4 subtract. A good agreement was obtained between the predicted and practical results.

2.3THEORETICAL BACKGROUND

The conventional ideal class EPA topology is depicted in Figure 2.14 showing the basic configuration of Class-E power amplifier (Mader *et al.*, 1998).




Figure 2.14 Basic configuration of class-E PA

The transistor is considered as a switch and capacitor C_1 is connected in parallel with it. If the transistor switch is turned on, the current flows entirely through the switch drain and source, the voltage is zero. The current can be expressed as

$$I_{sw}(t) = I_{dc}[1 + a \sin(\omega t + \phi)] \quad 2.1$$

When the switch is turned off, the current flows entirely into the capacitor which is charged simultaneously. During this off state interval, the voltage on this parallel capacitor is given by

$$\begin{aligned} V_{sw}(t) &= \frac{1}{C_1} \int_0^t I_{sw}(t') dt' \\ &= \frac{I_{dc}}{\omega C_1} [1 + a(\cos(\omega t + \phi))] \end{aligned} \quad 2.2$$

There are two boundary conditions for the ideal class E operation (Ewing, 1964) referred as zero voltage switching (ZVS) and zero voltage derivative switching (ZVDS) condition.

Assume the switch is turned off at $t=0$ and turned on at $t = \frac{T}{2}$, those two conditions are given by

$$\begin{aligned} V_{sw}(t = 0) &= 0 \\ \frac{dV_{sw}}{dt} \left(t = \frac{T}{2} \right) &= 0 \end{aligned} \quad 2.3$$

Where T denotes the time period of one class E duty cycle. The ZVS condition prevents simultaneous non zero voltage and current across the switch device, the ZVDS enforce the current to start flowing after the voltage has reached zero.

The value of a and ϕ can be determined uniquely by applying these two constraints leading to

$$a = \frac{\sqrt{1+\pi^2}}{4} 2.4$$

$$\phi = \arctan \frac{2}{\pi} \quad 2.5$$

Consequently, there is no overlap between the transient drain current and voltage, which leads to a zero dc power dissipation and 100% drain efficiency. Using Fourier series expansion (Cipriani *et al.* 2008) the optimal fundamental load, yielding perfect class E operation, can be determined by

$$Z_{E,f_0} = \frac{0.28}{\omega C_1} e^{49^\circ} \quad 2.6$$

This impedance present inductive, which is illustrated, see figure 1.1. In ideal class E mode, the total current through the combined switch capacitor tank is a pure sinusoidal wave, and the harmonics are entirely due to the voltage. The ideal impedances at higher order harmonic frequencies are infinite

$$Z_{E,nf_0} = \infty, \quad n \geq 2 \quad 2.7$$

Sokal *et al.*, 1975 performed the original design of the Class-E amplifier assuming ideal passive components and an ideal switching transistor. These approximations lead to the following conditions in the amplifier:

- Choke inductor current i_{LC} will be a DC signal,

- The output current i_o will be a perfect sinusoidal waveform, and
- The transistor will turn instantly ON and OFF with zero ON resistance and infinite OFF resistance.

Under these conditions, if the drain voltage and the drain current are never both non-zero at the same time, then no power will be consumed by the transistor, and with ideal passives, the amplifier will operate at 100% efficiency. In order for this to occur, Sokal *et al*, 1975 stated that the drain voltage and its derivative (the parallel capacitor current i_C times a scalar as shown in equation below) should both be zero at the instant that the transistor turns ON. The voltage must be zero at the time the transistor turns on to prevent power loss, and the derivative should be zero to allow for slight mistuning of the amplifier (Sokal *et al.*, 1975). These two conditions have remained as the standard optimal switching conditions for analytical models being developed even today. From the above assumptions, the choke current and the output current can be defined as

$$i_{LC} = I_{Dc} \quad 2.8$$

$$i_o = \frac{a}{R} \sin(\omega t + \Phi) \quad 2.9$$

where a is the amplitude of the output voltage, R is the output load resistance and ϕ is the phase shift between the output voltage and the input signal at the transistor gate.

Using KCL at the drain of the transistor yields the equation

$$i_{LC} = i_{CP} + i_D + i_o \quad 2.10$$

Since the transistor and the parallel capacitor C_P are in parallel, when the transistor is ON, no current flows through C_P . However, when the transistor is OFF, zero can be substituted into eq. 1.10 for i_D with the results of eq. 1.9 yielding

$$i_{CP} = 0 \quad [\text{ON}] \quad 2.11$$

$$i_{CP} = I_{DC} - \frac{a}{R} \sin(\omega t + \Phi) [\text{OFF}] \quad 2.12$$

Substituting the results of eq. 1.9 into eq. 1.10 along with the result that $i_{CP}=0$ in the ON state yields the drain equations of

$$I_D = I_{DC} - \frac{a}{R} \sin(\omega t + \Phi) [\text{ON}] \quad 2.13$$

$$I_D = 0 \quad [\text{OFF}] \quad 2.14$$

Knowing that a current flowing into a capacitor produces a voltage and knowing that the parallel capacitor voltage is the same as the drain voltage yields the following equation for the drain voltage V_{DS}

$$\begin{aligned} V_{DS} &= \frac{1}{C_p} \int_{t=0}^t i_{CP} dt \\ &= \frac{1}{C_p} \int_{t=0}^t \left(I_{DC} - \frac{a}{R} \sin(\omega t + \Phi) \right) dt \\ &= \frac{1}{C_p} \left[I_{DC} t + \frac{a}{\omega R} \cos(\omega t + \Phi) - \frac{a}{\omega R} \cos(\Phi) \right] \end{aligned} \quad 2.15$$

The waveforms for these equations can be seen in Figure 1.1. For Figure 1.1, it was assumed arbitrarily that the transistor is ON for $0 \leq \omega t \leq \pi$, and OFF for $\pi \leq \omega t \leq 2\pi$. However, Mustafa *et al.*, (2006) proposed an analytical method to the design of class-E with finite dc feed inductance. There is a major difference between their analyses and the others. In fact other authors proposed solutions for class-E with finite dc feed inductance that requires long iterative solution procedure. The great achievement of Mustafa analyze is that it introduce analytical expressions that relate the elements and input parameters of this type of class. Based on that analytical procedure, relative simple design equations can be found simplifying the class-E

project. In addition, it is known that finite dc feed inductance have significant advantages if compared with RF choke. As it is explained in (Milosevic *et al.*, 2005) and (Grebennikov *et al.*, 2002). The main benefits are:

- Possible to implement on-chip;
 - The resistance R_{opt} has a lower value which implies that output impedance matching to $50\ \Omega$ is easier;
 - Supply voltage also can be reduced for the same output power, which allows the class-E project in low-voltage technologies;
 - In the same conditions, it allows larger C shunt value. This condition permits the using of wider transistors with the respectively reducing of its on-resistance, R_{ON} .
- Naturally Mustafa made some assumptions to start analyze. Some of these are considering the switch ideal and that it has 50 % duty cycle. Therefore when implementing in practice this kind of circuit the designer must have in mind that those design equations are only a first approach to the value of the components. Mustafa presents the following relations between the input parameters (V_{DD} , P_{OUT} and ω) and the circuit components (L_1 , C_S , X and R_{OPT}):

$$K_L = \frac{WL_1}{R_{opt}} \quad 2.16$$

$$K_C = WC_1 R_{opt} \quad 2.17$$

$$K_P = \frac{P_{out} R_{opt}}{V_{DD}^2} \quad 2.18$$

$$K_L = \frac{X}{R_{opt}} \quad 2.19$$

The remaining components, L_0 and C_0 , can be determined from the chosen quality factor:

$$Q_L = \frac{WL_0}{R_{opt}} \quad 2.20$$

Where:

$$W = \frac{1}{\sqrt{L_0 C_0}} \quad 2.21$$

A mathematical analysis similar to (Raab *et al.*, 1977) can be adapted to the case with finite dc feed inductance. That leads to a relation between K_L , K_C , K_P and K_X with q , where q is:

$$q = \frac{1}{\sqrt{L_1 C_S}} \quad 2.22$$

$$WP_{out} = K_P K_C \frac{V_{dd}^2}{C_1 R_{opt}^2} \quad 2.23$$

The simplest modification to make to the ideal Class-E analysis is to account for the decay in the transistor at the transition from the ON state to the OFF state. As shown in Figure 1.3, ideally this transition is instantaneous, but in the non-ideal case there is a decay associated with this transition. (Kazimierczuk, 1983) has modeled this as a linearly sloped decreasing line during the OFF state, while (Tu *et al.*, 1999) have more accurately modeled it as an exponential decay in this region which is the approach that will be used in chapter 3. Neither of these papers however completely account for a non-ideal transistor in the fact that they both assume zero ON resistance. The issue of the ON resistance has been addressed by (Choi *et al.*, 1999 Wang *et al.*, 2002, Sekiya *et al.*, 2004, Kessler *et al.*, 2001, Reynaert *et al.* 2003, and Alinikula *et al.*, 2003) although none of these authors have accounted for the transistor decay time. (Kessler *et al.*, 2001, Alinikula *et al.*, 2003, and Reynaert *et al.*, 2003) however, have

accounted for the parasitic resistances of the passive components, while (Reynaert *et al.*, 2003) have also accounted for the finite Q of the output along with (Tu *et al.*, 1999 and Sekiya *et al.*, 2004). With finite output Q, the load network will not operate as an ideal filter, and additional harmonics besides the fundamental frequency will be present at the output. (Wang *et al.*, 2002, Sekiya *et al.* 2004 and Reynaert *et al.*, 2003) have also accounted for the finite filtering value of the choke inductor L_C . This has the effect of allowing ripple to be introduced onto the i_{LC} waveform as seen in Figure 2.14

2.4 CLASSIFICATION OF POWER AMPLIFIERS:

Power amplifier circuits are classified as A, B, AB, and C,E for switching design. The classification are base on the proportion of each input cycle (conduction angle) during which an amplifying device passes current (Sedra *et al.*, 1998).

2.4.1 Class A

Class A power amplifiers show the relatively highest output power, gain and linearity than any other class mode of operation. On the contrary, its efficiency is the worst. It is fully conductive as the transistor is never turned off. Thus, it has a 360° conduction angle to allow for the always coexistence of drain/collector voltage and current, resulting in huge power dissipation in the transistor (Rabb *et al.*, 2003).

2.4.2 Class B

Class B PAs have less transistor power dissipation than Class A because its gate/base bias is adjusted for drain/collector current cutoff. Therefore, it is conductive a half time in each RF period with 180° conduction angle. Power amplifiers in this class suffer from the crossover distortion, which happens when the input signal level is low (Rabb *et al.*, 2003).

2.4.3 Class AB

Class AB PAs have the advantages of both class A and B PAs. It is more linear than Class B and more efficiency than Class A. In addition, Class AB solves the crossover distortion associated with Class B. Its conduction angle is more than 180° (Rabb *et al.*, 2003).

2.4.4 Class C

Class C PAs are less well defined but they are characterized by their conduction angle of less than 180° . They are still linear, but not as linear as the above three classes. There is usually no bias voltage provided except by the drive signal, and the highest efficiency Class C PAs can reach is 90%, ideally. They are the most efficient class mode of operation among the transconductance PAs described (Rabb *et al.*, 2003).




Figure 2.1: Waveforms for Ideal PAs : (a) Class A, (b) Class B, (c) Class AB and (d) Class C (Rabb *et al.*, 2003).

2.5 CLASS-E CIRCUIT COMPOSITION AND FUNCTION

2.5.1 Input Matching

Input matching is required to reduce the reflection due to mismatch between the impedance of the RF input source, the standard 50Ω , and the impedance at the right of 50Ω when looking into the rest of the PA circuit. Let us define the RF power available from the source to be P_{AV} , and the power entering the power amplifier as P_{del} . Since the power amplifier is always a part of a complex system, in which it is always preceded and followed by some other devices with specific output power. It is better to have the conjugate match between the RF power available from the generator, or the output power from the device preceding the PA (P_{AV}), and the actual power entering the PA circuit (P_{del}), for the purpose of accurately analyzing the PA and the system's performance, such as efficiency and gain (Tiaotiao, 2007).

2.5.2 Gate Bias

Since the gate voltage variations will drive the switch on and off, the gate bias is important in supplying this swing. For a BJT acting as the switch in class E, the transistor operates in cutoff and active region for OFF and ON interval, respectively, each for a half RF switching period. The gate bias should be the DC offset of the voltage waveform, which swings among the values needed for cutoff and active, each for half time. For a FET switch, the transistor operates in cutoff and saturation regions when the switch is in the OFF and ON stage, respectively. Similarly, the gate bias should be the DC level of the swing which makes the transistor to go cutoff or deep saturation (Tiaotiao, 2007).

2.5.3 Switch

Because the DC gate current is always zero of any MOSFET, the gate bias circuit of a FET is easier to design than that of a BJT. Simply, the gate bias can be a voltage divider composed of the resistors. Thus, FET is used as the switch in this thesis work. Based on the requirements for frequency and applications, a specific type of FET will be chosen for a specific design. In addition, power output is important in transistor selection, which is limited by the transistor's drain breakdown voltage and maximum current rating. These two parameters are determined during the manufacturing process and are stated in the datasheet explicitly (Tiaotiao, 2007).

2.5.4 DC Supply

In class E power amplifier operation, the drain voltage will swing up to three times of its DC supply voltage, some times even to reach or exceed the breakdown voltage, resulting in the damage to the transistor and the amplifier circuit. Thus, for the safe operation purpose, it is better that drain DC supply is less than a third of the breakdown voltage, and greater than the gate DC bias (Tiaotiao, 2007).

2.5.5 RF Chocks

In class E design, there are two inductors connecting between the DC power supply and the drain, and the bias voltage at the gate and the switch, respectively. They act as short circuits at the DC and open circuits at the operating or the higher frequencies. Thus, they block the RF signals going to the switch; in other words, they only allow a constant D.C current flowing from the DC power to the transistor. Therefore, they are called RF chocks as their function is to “chock” (or block) RF signals (Tiaotiao, 2007).

2.5.6 Load Network

The load network of Class E prototype proposed by this thesis is composed of a drain shunt capacitance, a series resonant LC circuit, LC tank circuits for low order harmonic suppressions, and an output matching network (Tiaotiao, 2007).

2.5.7 Drain Shunt Capacitance

The drain shunt capacitance, C_{shunt} , delays the starting point of the voltage rise section while the current is at the end of its fall section during the ON to OFF transition. It ensures that at the moment when the switch is turned OFF, the voltage across the switch still remains relatively small as it was still at the end of the fall section of the drain voltage, until after the drain current has reached zero. Thus, its purpose is to shape the drain voltage and current waveforms during the ON to OFF transition to make certain that there is as little power dissipation by the switch as possible (Tiaotiao, 2007).

2.5.8 Output Matching

Output matching in Class E is usually needed if the required load impedance is other than the standard RF load, 50Ω , associated with small connectors. Because the matching is done between only two real impedances, the simple L-section lumped elements matching circuit can be used. The L-section matching network requires only a capacitor and an inductor. There are two configurations and the applications depend on whether the PA's load resistance is bigger or smaller than 50Ω . But the design equations are the same (Tiaotiao, 2007).

CHAPTER THREE

MATERIAL AND METHOD

3.1 INTRODUCTION

This chapter give a detail of the following materials and method

3.2 MATERIAL

The following materials used for conducting the experiments and simulation are:

IRF540 NMOSFET, 2 Carbon resistor, 2 Electrolytic capacitor, and 2 Inductor, oscilloscope, D.C power supply, Signal generator, Digital Multimeter, 2mm connecting wire, project design board of size 175*67*8mm. A multisim 11.0 electronic simulation software. Some of the above component are already discuss in chapter two.

Oscilloscope, or scope for short, is a device for drawing calibrated graphs of voltagevs time very quickly and conveniently. Such an instrument is obviously useful for the design andrepair of circuits in which voltages and currents are changing with time.

Resistor is an electronic component which resist the flow of current across the resistor.




Figure 3.1 Multisim (Maundy *et al.*, 2017)

Menus are where you find commands for all functions.

Standard Toolbar contains buttons for commonly-performed functions.

Instruments Toolbar contains buttons for each instrument.

Component Toolbar contains buttons that let you select components from the Multisimlibraries for placement in your schematic.

Virtual Toolbar contains buttons that let you place virtual components.

Circuit Window (or workspace) is where you build your circuit designs.

Status Bar displays useful information about the current operation and a description of the item the cursor is currently pointing to.

Project Bar lets you navigate through the different types of files in a project (schematics, PCBs, reports) or to view a schematic hierarchy.

Spreadsheet View allows fast advanced viewing and editing of parameters including component details such as footprints, and design constraints. Users can change parameters for some or all components in one step and perform a number of other functions.

3.3 DESIGN OF CLASS-E POWER AMPLIFIER

The typical circuit of the Class-E power amplifier is already shown in Figure 2.14. It consists of a dc supply voltage source V_{in} , a series-resonant R_L , L_2 and C_2 and a dc choke inductor L_1 . They act as short circuits at the DC and open circuits at the higher frequencies. Thus, they only allow a constant DC current flowing from the DC power to the transistor. In the Class-E power amplifier, the switch Q is driven by a gate source voltage V_g . During the switch off interval, the sum of currents through the choke inductance and resonant filter flow through the shunt capacitance. The current through the shunt capacitance produces the switch voltage V_{dd} . The configuration of Class-E power amplifier is illustrated in Figure 3.1.




Figure 3.1 schematic diagram of proposed class-E PA

3.4 PHYSICAL PRINCIPLES FOR ACHIEVING HIGH EFFICIENCY

Efficiency is achieved at a maximum level by minimizing power dissipation, while providing a desired output power (Danaher *et al.*, 2010). Figure 3.2 topology shows conceptual "target" waveforms of transistor voltage and current that meet the high-efficiency requirements. The transistor is operated as a switch. The voltage-current product is low throughout the RF period because:

- "On" state: The voltage is nearly zero when high current is flowing, i.e., the transistor acts as a low-resistance "on" switch during the "on" part of the RF period.
- "Off" state: The current is zero when there is high voltage, i.e., the transistor acts as an "off" switch during the "off" part of the RF period.
- The rise of transistor voltage is delayed until after the current has reduced to zero.
- The transistor voltage returns to zero before the current begins to rise. (Kumar *et al.*, 2008).




Figure 3.2 Current and voltage waveform for maximum efficiency (Sokal, 1975)

3.5 DESIGN EQUATIONS

For analog design, one needs to consider some design constraints. For the design of power amplifier in this work, the output power was 37.4mW, at frequency of 4GHz with 1.8V supply voltage. A non-linear power amplifier was used to achieve high efficiency. Among all classes of non-linear power amplifiers, the class-E power

amplifier demonstrates a unique characteristics which is sophisticated in design with high efficiency performance.

Maximum output power would be calculate as (Supriya and Ananda, 2015).

$$P_{out(max)} = \frac{0.577V_{dd}^2}{R_L} = \frac{0.577*(1.8)^2}{50} = 0.0374W \quad 3.4.1$$

The output matching network is designed to match the output signal of amplifying circuit with antenna. The LC tank circuit is mainly for tuning the output part of the circuit to the operating frequency of 4GHz. The values of tank circuit were calculated with the following relation:

$$f = \frac{1}{2\pi\sqrt{L_2C_2}} = \frac{1}{2*3.142\sqrt{2.3*10^{-9}*0.69*10^{-12}}} = 3994618972 = 4GHz \quad 3.4.2$$

$$L_2 = \frac{\pi V_{dd}^2}{2WP_{out}} \frac{\pi^2 - 4}{\pi^2 + 4} = \frac{3.142(1.8)^2}{2*2.5*1010*0.0374} \frac{(3.142)^2 - 4}{(3.142)^2 + 4} = 2.3nH \quad 3.4.3$$

$$W = \frac{1}{\sqrt{L_2C_2}} = \frac{1}{\sqrt{2.3*10^{-9}*0.69*10^{-12}}} = 2.51*10^{10}rad \quad 3.4.4$$

$$L_1 = \frac{3.534R_L}{W} = \frac{3.534*50}{2.51*10^{10}} = 7nH \quad 3.4.5$$

$$C_2 = \frac{1}{L_2W^2} = \frac{1}{2.3*10^{-9}(2.51*10^{10})^2} = 0.69pF \quad 3.4.6$$

Where F = frequency, W = angular frequency, C₁ and C₂ = Capaitors and L₁ and L₂ = inductors. For the design of perfect input matching, the inductors was connected between the drain and supply. The drain inductance L₁ value was varied accordingly to be tuned at resonance frequency of 4GHz.

$$C_1 = \frac{1}{WR_L} = \frac{1}{2.51*10^{10}*50} = 0.8pF \quad 3.4.7$$

$$\text{Input power } P_i = V_i * I_i = 1.8 * 0.0208 = 0.0374W \quad 3.4.8$$

$$\text{Efficiency } \eta = \frac{P_{out}}{P_{in}} * 100\% = \frac{0.0374}{0.0374} * 100\% = 100\% \quad 3.4.9$$

$$\text{DC Input current } I_i = \frac{8}{\pi^2 + 4} * \left[\frac{V_i}{R_i} \right] = 0.577 * \left[\frac{1.8}{50} \right] = 0.0208\text{A} \quad 3.4.10$$

$$\text{Output current } I_o = \frac{I_i \sqrt{\pi^2 + 4}}{2} = \frac{0.0208 * 3.725}{2} = 0.039\text{A} \quad 3.4.11$$

$$\text{Peak voltage across capacitor } V_{C_2} = \frac{I_o}{\omega C_2} = \frac{0.039}{2.51 * 10^{10} * 0.69 * 10^{-12}} = 2.25\text{V} \quad 3.4.12$$

$$\text{Peak voltage across inductor } V_{L_2} = \omega L_2 I_o = 2.51 * 10^{10} * 2.3 * 10^{-9} * 0.039$$

$$= 2.25\text{V} \quad 3.4.13$$

$$\text{Maximum switch current } I_{ms} = \left[\frac{\sqrt{\pi^2 + 4}}{2} + 1 \right] * I_i = 2.86 * 0.0208 = 0.059\text{A} \quad 3.4.14$$

$$\text{Maximum Voltage across switch } V_{ms} = 3.652 V_i = 3.652 * 1.8 = 6.57\text{V} \quad 3.4.15$$

The Class-E PAs are classified into different types depending upon the Input and output matching network. Figure 3.3 shows a block diagram of the proposed Class-E power amplifier in this work.




Figure 3.3 Block Diagram of the proposed Class-E Power amplifier

Narrowband amplifier design was chosen in this work for matching network. Narrowband or bandpass amplifiers are devices whose frequency response characteristics is determined by resonant LC or RC circuit. The series LC resonator has a limited frequency response. Resonant LC circuits are placed in the base and collector circuits of Class-E PA to provide the spectrum-shaping properties of the amplifier. The resultant bandwidth is dependant on the sharpness of the tuned circuit and the load R_L . The more tuned circuit loaded, the broader its frequency characteristic becomes (Mourlan *et al.*, 1965).

CHAPTER FOUR

RESULTS AND DISCUSSION

4.1 INTRODUCTION

This chapter give details of the following results and discussion

4.2 RESULTS

The technology used in this calculation, simulation and experiment is 180nm technology. The maximum power added efficiency achieved in this research were: for calculation 100%, experimental 90.34% and simulation 98.42%, the output power was obtained to be 37.4mw with supply voltage of 1.8Vat frequency 4GHz. The comparison is shown in Table 3. The schematic diagram of the designed class-E power amplifier is shown in Fig 3.1. The transient analysis of designed system is shown in Fig 4.2 displaying the input and output voltage.




Figure 4.1: IV Characteristic comparison

Table 4.1: Class-E Power Amplifier Comparison

Parameter	Calculated Result	Simulation Result	Experimental Result
$R_1 (\Omega)$	50	50	50
$R_2 (\Omega)$	50	50	50
$L_1 (\text{nH})$	7	7	7
$L_2 (\text{nH})$	2.3	2.3	2.3
$C_1 (\text{pF})$	0.8	0.8	0.8
$C_2 (\text{pF})$	0.69	0.69	0.69
$V_{RL (\text{peak})} (\text{V})$	1.933	1.930	1.930
$V_{ds (\text{peak})} (\text{V})$	6.570	6.574	6.574
$I_{DC} (\text{A})$	0.0208	0.0230	0.0210
$I_{RL (\text{peak})} (\text{A})$	0.039	0.043	0.039
$V_C (\text{peak}) (\text{V})$	2.25	2.50	2.30
$V_L (\text{peak}) (\text{V})$	2.25	2.50	2.30
$I_S (\text{peak}) (\text{A})$	0.059	0.070	0.060
$P_{out (a.c)} (\text{W})$	0.0374	0.0374	0.0374
$P_i (d.c) (\text{W})$	0.0374	0.0380	0.0414
$\eta (\%)$	100	98.42	90.34




Figure: 4.2 Input and Output currents of the circuit.

Table 4.2: Class-E Power Amplifier with variation of R_1 , R_2 , L_1 , L_2 , and C_1 , C_2 .

Parameter	Experiment (1)	Experiment (2)	Experiment (3)
R_1 (Ω)	70	70	8.31
R_2 (Ω)	50	60	8.31
L_1 (nH)	7	10	57.60
L_2 (nH)	2.3	4	13.22
C_1 (pF)	1	3	3.52
C_2 (pF)	1	2	2.17
$V_{RL \text{ (peak)}}$ (V)	1.93	1.93	1.93
$V_{ds \text{ (peak)}}$ (V)	6.574	6.574	6.574
I_{DC} (A)	0.031	0.02	0.13
$I_{RL \text{ (peak)}}$ (A)	0.058	0.032	0.023
$V_C \text{ (peak)}$ (V)	2.31	0.62	4.3
$V_L \text{ (peak)}$ (V)	2.35	3.2	77.3
$I_S \text{ (peak)}$ (A)	0.09	0.06	0.04
$P_{out \text{ (a.c)}}$ (W)	0.0374	0.0312	0.225
$P_i \text{ (d.c)}$ (W)	0.056	0.036	0.234
η (%)	67	87	96

Table 4.3: Comparison of designed system with referred papers

Reference	This work	Ding,Y. 2005	Park et al. 2007	Donald et al. 2009	Lee et al. 2010	Supriya, M. 2015
Technology	180nm	180nm	180nm	180nm	180nm	180nm
Supply Voltage	1.8V	1.8V	1.8V	1.8V	3.3V	1.8V
Frequency	4GHz	2.4GHz	1.9GHz	2.4GHz	1.8GHz	2.4GHz
Output Power	37.4mW	22dBm	1.6W	20dBm	2W	32Mw
Efficiency	98.42%	44%	40%	62%	31%	66.11%

4.3 DISCUSSION

Based on the design equations and assumptions provided in Section 3, all the circuit parameters were calculated and tabulated in Table 4.1. Then simulations were carried out using Multisim 11.0 before the implementation of the real circuit. In order to validate the simulation results, the experimental work was carried out. IRF540 MOSFET (nchannel, enhancement mode) was used as a switching device in the design. Based on Table 4.1 and Table 4.2, the peak switch voltage and current were 6.57V and 0.059A respectively. According to IRF 540 MOSFET datasheets, the breakdown switch voltage and current were 100V and 28A respectively. This confirms that the IRF540 MOSFET is suitable to be used for Class-E power amplifier circuit. All the voltage and current of the designed amplifier were measured by Digital Multimeter and oscilloscope was used to obtain the waveforms data of the output

voltage. By analyzing and comparing both results from the calculation and simulation. The efficiency of the overall system of power input P_i to power output, P_o based on the particular values was determined. It can be shown that the efficiency of Class E simulation circuit and experiment in Table 4.1 differs by 1.58% and 9.66% from the efficiency calculated theoretical values. This situation happened because the value of components used for the simulation is selected as the best values to suit for the zero-voltage switching (ZVS) condition. Besides, Multisim is very sensitive towards decimal points of the values. Therefore, some values are rounded to acceptable ones to make the simulation results firmly presented.

CHAPTER FIVE

SUMMARY, CONCLUSION AND RECOMMENDATION

5.1 SUMMARY

Design and analysis of class-E power amplifier a 4GHz band for mobile application is introduced. This work designed Class-E power amplifier with load network and a single transistor without excessive reactance at higher frequency to solve the problems such as: Power dissipation in the active device, Variation in supply voltage and Inductance constraint using Narrow band amplifier design.

5.2 CONCLUSION

The model of Class-E Power amplifier is designed and presented in this research work. It is proved successful through verification in the multisim circuit simulator. Deriving an expression to obtain the correct optimal switching condition was carried out in order to prove this theory correct. The calculation 100%, simulation 98.42% and experimental 90.34% design of Class-E power amplifier with load network and a single transistor was carried out, the overall efficiency were achieved, powered with 1.8V dc. The amplifier was operated at band frequency of 4GHz and 50% duty cycle for a stable sinusoidal signal. Therefore, it can be concluded that the optimum operation can be achieved only at an optimum load resistance, $R_2 = R_1$. at $R_2 = R_1$ the sinusoidal output voltage will reach nearly to maximum for the tested operating frequency.

5.3 RECOMMENDATION

Future work associated with this research could be done in the area of the optimal switching conditions. Sokal *et al.*, (1975) assumed that the drain voltage should return all the way to zero volts at the switching points since that was the

assumed ON state drain voltage of the transistor. Another Derivingan expression to obtain the correct optimal switching condition would require significant calculation in order to prove this theory correct, and will be left for future work.

5.4 CONTRIBUTION TO KNOWLEDGE

Class-E power amplifier without excessive reactance at higher frequency was design, it was found that the efficiency of design Class-E PA is differ by 32.31% of which the total efficiency obtained is 98.42% compared to the previous work done using the same 180nm technology.

REFERENCES

- Acar, M. Annema, J. and Nauta, B. (2007). *Analytical design equations for class-E power amplifiers*, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 54(12), pp: 2706–2717.
- Alinikula P. 2003 “Optimum Component Values for a Lossy Class E Power Amplifier,” *IEEE MTT-S International*, (3) pp 2145–2148.
- Babak, H. Mounir, B. Ehsan, A. and Ali M.N. (2007). *Department of Electrical Engineering and Computer Sciences University of California at Berkeley, Berkeley.* “A 60GHz Power Amplifier in 90nm CMOS Technology”, *IEEE Custom Integrated Circuits Conference (CICC)*.
- Bram N. Mustafa A. Ane J. 2006 “Generalized design equations for class-E power amplifiers with finite dc feed inductance”. 36th European Microwave Conference.
- Choi D.K. and Stephen I. Long, 1999 “A Physically Based Analytic Model of FET Class-E Power Amplifiers – Designing for Maximum PAE,” *IEEE transactions on Microwave Theory and Techniques*, (47) pp. 1712-1720.
- Cipriani, E. Colantonio, P. Giannini, F. and Giofre, R. (2008) Optimization of Class E power amplifier design above the theoretical maximum frequency in Proc. Eur. Microw. Integr. Circuits Conf. pp: 514-517.
- Ding, Y. and Harjani, H. (2005) “A high-efficiency CMOS +22-dBm linear power amplifier”, *IEEE Journal on Solid-state Circuits*, vol. 40(9) pp. 1895-1900.

- Donald Y.C. Lie et al.(2009) "*Highly efficient monolithic class-E SiGe power amplifier design at 900 and 2400 MHz*", IEEE Transactions on circuits and systems-I: regular papers, vol. 56(7) pp. 1455-1466.
- Ewing, G.D. (1964) High-Efficiency Radio-Frequency Power Amplifier PhD thesis, Oregon State University, Corvallis, Oregon.
- George-Vendelin, D. Anthony, M. Pavio, U. (2011). Microwave Circuit Design Using Linear and NonLinear Techniques' 2nd edition Wiley.
- Grebennikov A.V. Jaeger H.2002 "Class E with parallel circuit - a new challenge for high-efficiency RF and microwave power amplifiers", IEEE MTT-S International Microwave Symposium Digest, (3) pp. 1627-1630.
- Hajir, H. Student Member, IEEE, Mohamed Mobarak, Member, IEEE, Guillaume, V. Philippe, M. Patrice, G. Senior Member, IEEE, Edgar Sánchez-Sinencio, Life Fellow, IEEE, and Kamran, E. Member, IEEE (2012). "*A 2-GHz Highly Linear Efficient Dual-Mode BiCMOS Power Amplifier Using a Reconfigurable Matching Network*", IEEE Journal Of Solid-State Circuits, Vol. 47,(10).
- Ichiro, A. Student Member, IEEE, Scott D. Kee, D. B. Rutledge, F. IEEE, and Ali H. Member, IEEE, (2002). " *Fully Integrated CMOS Power Amplifier Design Using the Distributed Active-Transformer Architecture* ", IEEE Journal Of Solid-State Circuits, Vol. 37, (3).
- Jee Y. H. (2010). Dept of Phys, Electron, Tokyo, Inst. Of Technol, Tokyo, Japan, Imanishi, D ; Okada, K; Matsuzawa, A, " *A 2.4 GHz Fully Integrated CMOS power amplifier using Capacitive crosscoupling*, IEEE Conference on Wireless Information Technology and Systems (ICWITS).

- Jun, T. Chun-Huat, H. and Yong, L. (2012). *Design of Efficient Class-E Power Amplifiers for Short Distance Communications*, IEEE Trans.Circuits Syst, Vol.59(4), pp:2210-2220.
- Kazimierczuk M. 1983 "Effects of the Collector Current Fall Time on the Class E Tuned Power Amplifier," *IEEE Journal of Solid State Circuits*, SC-(18)pp. 181-193.
- Kenle, C. Dimiritios, P. (2011). *Design of Highly Efficient Broadband Class-E Power Amplifier using Synthesized Low-Pass Matching Network*, IEEE Trans on Microwave Theory Vol 59(12) pp:3162-3173.
- Kessler D. J. and Kazimierczuk M. K. 2001 "Power Losses and Efficiency of Class E RF Power Amplifiers at Any Duty Cycle," *Circuits and Systems ISCAS (2)* pp 533-536.
- Kuieu-Cheng, L. Hwann-Kaeo, C. Po-Chang, W. Wei-Hsien, C. (2013). *2.4GHz Complementary Metal Oxide Semiconductor Power Amplifier using High Quality Factor Wafer-Level Bondwire Spiral Inductor* IEEE Trans.Components Packaging and manufacturing tech..Vol.3 (8) pp: 1286-1292.
- Kumar, N. Prakash, C. Grebennikov, A. and Mediano, A. High efficiency broadband parallel circuit class E RF power amplifier with reactance-compensation technique, IEEE Trans on Microwave Theory and Techniques, Vol. 56, (3) March 2008.
- Lee, T. (2004). *"The Design of CMOS Radio-Frequency Integrated Circuits," ISBN 13-9780521835398, Cambridge University Press, UK.*
- Lu, Q.A. Sambell, S. Danaher, E. Korolkiewicz, Z. Ghassemlooy, L. Liu, and D. Wu, 2010 "The effect of the turn 'On' resistance of an active device and the Q factor

of the loadharmonic network on the efficiency and efficiency bandwidth of a class E amplifier "International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP), Newcastle upon Tyne, 2010, pp. 106-110.

Lu, Q. Sambell, A. Danaher, S. Korolkiewicz, E. Ghassemlooy, Z. Liu, L. and Wu, D. The effect of the turn 'On' resistance of an active device and the Q factor of the loadharmonic network on the efficiency and efficiency bandwidth of a class E amplifier in 2010 7th International Symposium on Communication Systems Networks and Digital Signal Processing (CSNDSP), Newcastle upon Tyne, 2010, pp. 106-110.

Mader, T.B. Bryerton, W.E. Marcovic, M. Forman, M. and Popovic, Z. (1998) "Switched-Mode High-Efficiency Microwave Power Amplifiers in a Free-Space Power-Combiner Array," *IEEE Trans. Microwave Theory Tech.* Vol 46 (10) pp:1391-1398

Maundy B.J. Serdar O. A.S. Elwakil A.S. Gift S.J.G. 2017 The common-base differential amplifier and applications revisited (63) 8-19.

Milosevic D. van der Tang J. van Roermund A. 2005 "Explicit design equations for class-E power amplifiers with small DC-feed inductance", Proceedings of the ECCTD, (3) pp. 101-104 .

Mourlan, Louis Jr. Rhinehart, Wayne A. (1965). "Low noise narrow-band amplification with field effect transistors" *Ames Laboratory Technical Reports*. 94.

Mousa Y. Ziaadin D. Koozehk. Jafar S. Hamid J. 2013 A 1.8 GHz Power Amplifier Class-E with Good Average Power Added Efficiency (4) 504-509.

- Munir, M. El-Desouki, M. Jamal, D. Yaser, (2008). *A Low Power CMOS Class-E Power Amplifier for Biotemetry Applications*.
- Nadir Z. and Touati F. 2011 Class-E Amplifier Design Improvements for GSM Frequencies (8) 74-82.
- Namsik, R. Jae, H. J. and Yongchae, J. (2012). "High-Efficiency CMOS Power Amplifier Using Uneven Bias for Wireless LAN Application, *ETRI Journal*, Vol. 34, (6).
- Ockgoo Lee et al. (2010) "Analysis and design of fully integrated high-power parallel-circuit class-E CMOS power amplifiers", *IEEE Transactions on circuits and systems-I: Regular papers*, vol. 57(3), pp. 724-734.
- Park et al. (2007) "A 1.9-GHz CMOS power amplifier using three-port asymmetric transmission line transformer for a polar transmitter", *IEEE Transactions on Microwave theory technology*, vol. 55(2) pp. 230-238.
- Pengelly, R. Millon, B. Farrell, D. Pribble, D. and Wood, S. (2008). *Application of non-linear models in a range of challenging GaN HEMT power amplifier designs*, presented at the IEEE MTT-S Int. Microw. Symp. Workshop.
- Ping C.Y. Hwann K. Chwan Y. L. John Y.H. T. Denny T. John C. 2007 High power density, high efficiency 1 W SiGe power HBT for 2.4 GHz power amplifier applications *Solid-State Electronics* (52) 745–748.
- Priyanka V. Ingole 2014 Design of Efficient two Stage Power Amplifier using 65nm CMOS Technology (3) ISSN: 2278-0181.

- Qijin Y. Cuiping Y. Tang B. Liu Y. 2016 Design of High-Efficiency broadband power amplifier using low-pass bias network (23) 91–96.
- Raab F. 1977 “Idealized operation of the class E tuned power amplifier,” *IEEE Transactions on Circuits and Systems*, (24) pp. 725–35.
- Raab, F.H. (1977). *Idealized operation of the class E tuned power amplifier*, *IEEE Trans. Circuits Syst.*, Vol. CAS-24 (12) pp: 725–735.
- Rabb, F. Asbeck, P. Cripps, S. Kenington, P. Popovich, Z. Potheary, N. Sevic, J. and Sokal, N. (2003). *RF and microwave power amplifier and transmitter technologies – part 2, High Frequency Electronics*.
- Rahman F.K.A. and Saat S. 2016 Design and Simulation of Class-E Power Amplifier for Capacitive Power Transfer System (1) PP. 14-23.
- Razafi, B. (1998). *“RF Microelectronics,” ISBN:0-13-887571-5, Prentice Hall, USA*.
- Reynaert P., Koen L. R. Mertens, and Michiel S. J. Steyaert 2003 “A State-Space Behavioral Model for CMOS Class E Power Amplifiers,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, (22) pp. 132-138.
- Reza M. Alireza S. Mohammad N.G. 2010 A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications pp:4244-8157
- Saad, P. Nemati, M. Thorsell, M. Andersson, K. and Fager, C. (2009). *An inverse class-F GaN HEMT power amplifier with 78% PAE at 3.5GHz,” in 39rd Eur. Microw. Conf, Vol. 1, pp: 496–499.*

- Schuppen A, Gerlach S, Dietrich H, Wandrei D, Seiler U, Konig U. 1996 1-W SiGe power HBTs for mobile communication. *IEEE Microwave Guided Wave Lett* [also see *IEEE Microwave Wireless Compon Lett*](6) 341–3.
- Scott D. Kee, Ichiro A. Ali H. and David R. 2003 The Class-E/F Family of ZVS Switching Amplifiers (51) pp: 1677-1690.
- Sedra, S. Adel and Smith, C. Kenneth, (1998). *Microelectronic Circuits* 4th ed., Oxford University Press, Oxford, NY, 1998.
- Sekiya H. Shinsaku M. Iwao S. Jianming Lu, and Takashi Y. 2004 “Computation of Design Values for Class E Amplifier Without Using Waveform Equations,” *IEEE Circuits and Systems I, Fundamental Theory and Applications – IEEE Transactions on*, Vol. 49, Issue 7, pp. 966-978,
- Shankar, R. John-Wiselin, C. Divya, S. (2016). *Design Simulation and Analysis of Class E Power Amplifier* IJAET International Journal of Advanced Engineering Technology Vol. 7, (3) pp. 0976-3945.
- Shridhar R. Sahu and Dr. Deshmukh, A. Y. (2013). *Design Of High Efficiency Two Stage Power Amplifier In 0.13um RF CMOS Technology For 2.4 GHz WLAN Application* International Journal of VLSI design & Communication Systems (VLSICS) Vol. 4, (4).
- Sokal, N. O. and Sokal, A. D. (1975). *Class E—A Class of High-Efficiency Tuned Single-Ended Switching Power Amplifiers*, *IEEE Journal of Solid-State Circuits*, Vol. SC-10, (3) pp: 168-176.
- Sowlati, T. Class E Power Amplifiers for Wireless Communications, Ph.D. Dissertation, University of Toronto, 1996.

- Su, D. and McFarland, W. (1998). "*An IC for Linearizing RF Power Amplifiers Using Envelope Elimination and Restoration*," *IEEE J. of Solid State Circuits*, Vol 33(12), pp. 2252-2258.
- Supriya, M. Ananda, M. (2015). *Design and analysis of efficient Class-E power amplifier: an application for 2.4 GHz band communication*, *IJIRT International Journal of Innovative Research in Technology*, Vol. 2, (3) pp: 2349-6002.
- Tiaotiao, X. (2007). *Design and Development of the Class-E RF Power amplifier Prototype by using a Power MOSFET* (unpublished masters thesis). University of Kansas, USA. pp: 17-26.
- Tirdad S. Andre Salama T. John S. Gord R. and David S. 1995 Low Voltage, High Efficiency GaAs Class E Power Amplifiers for Wireless Transmitters (30) PP:1074-1080.
- Tu S.H. and Toumazou C. 1999 "Effects of the Loaded Quality Factor on Power Efficiency for CMOS Class-E RF Tuned Power Amplifiers," *IEEE Transactions on Circuits and Systems –I: Fundamental Theory and Applications*, (46) pp 628-634.
- Ville S. Pasi J. Jussi R. and Kari H. 2005 Integrated 2.4 GHz Class-E CMOS Power Amplifier pp:645-648.
- Wang C. Larson L. E. and Asbeck P. M. 2002 "Improved Design Technique of a Microwave Class-E Power Amplifier with Finite Switching-on Resistance," *Radio and Wireless Conference RAWCON* pp 241-244.

- Wei, W. and Zhang, Y.P. (2004). " 0.18- μ m CMOS Push-Pull Power Amplifier With Antenna in IC Package ", *IEEE Microwave And Wireless Components Letters*, Vol. 14, (1).
- Yusmarnita Y. Shakir S. Huzaimah H. Imran H. Sing K.N. 2016 Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations (7)pp. 358~368 ISSN: 2088-8694.
- Yusop, Y. Saat, S. Husin, H. Hindustan, I. and Nguang, K. (2016). *Analysis of 1MHz Class-E Power Amplifier for Load and Duty Cycle Variations*, *Int. J. Power Electron. Drive System* Vol. 7, (2) pp: 358–368.
- Zhisheng, L. Guy, T. Johan, B.J.V. Christoph, V.P. Peter, S. Huub, T. and Frederic, S. (2012). *A 2.45GHz, 20dBm Fast Switching Class-E Power Amplifier With 43% PAE and a 18dB Wide Power Range in 0.18- μ m CMOS*, *IEEE Trans. Circuits System 2* Vol. 59 (4) pp: 224-228 49.